INVERSE PARK TRANSFORMATION USING CORDIC AND PHASE-LOCKED LOOP

This research presents a fully integrated solution of inverse Park transformation by incorporating Coordinate Rotation Digital Computer, Arithmetic and Phase-locked Loop (PLL) modules and shows that the proposed FPGA performance is required only 68ns of execution time for operating frequency of 30 MHz and accuracy of 99.9%, which is the lowest computational cycle for the era.